The authors present a novel design of a wide bandwidth polyphase up-sampling filter bank formed by cascading external shaping filters, arbitrary interpolators and two stages of polyphase channelisation. The channeliser synthesises 160 channels with 6-MHz frequency centres and thus spans a two-sided baseband bandwidth of 960 MHz. The two stages of channelisation first form super channels from ten sets of 16-channels each in 32-path polyphase channelisers operating at an output sample rate of 192 MHz. These ten super channels are, in turn, channelised by a 16-path polyphase channeliser operating at an output sample rate of 1536 MHz. The two-stage approach permits the ten sets of first stage super channel channelisers to operate at an easy to implement medium sample rate. The complex baseband signal is further up-sampled 1-to-2 and translated to a digital intermediate frequency and pre-compensated for the sin(x)/x distortion of the output digitalto-analogue converter.
Introduction
In its simplest form an M-path polyphase filter can perform 1-to-M up-sampling of an input time series. When phase rotators equal to the kth multiple of the M-roots of unity are placed in each arm of the M-path partitioned filter the time series is simultaneously up-sampled 1-to-M and are aliased or spectrally shifted to the kth Nyquist zone. When multiple input sequences are to be up-sampled and aliased to separate Nyquist zones, the appropriate phase rotators can be applied by an inverse fast Fourier transform (IFFT). This common structure for an M-path up-sampler and upconverter is shown in Fig. 1 [1] .
We note here that three separate tasks are performed in the polyphase channeliser and these tasks occur in different segments of the channeliser. The first task is the selection of the number of spectral Nyquist zones available in the channeliser. This is determined by M, the size of the IFFT. The second task is the channel shaping with spectral characteristics, pass-band bandwidth, transition bandwidth, and in-band and out-of-band ripple determined by the prototype filter from which the M-path filter is formed. The third task is the resampling operation which occurs in the output commutator. With minor modifications to the structure shown in Fig. 1 , these three tasks can be independently chosen and varied [2, 3] . We will do this shortly after motivating why we would want and need the modification.
We call attention to two filter design options. The partitioned prototype filter forming the M-path structure can be designed to be a channeliser that does not alter the spectral shape of the input time series or can be designed as a shaping filter that defines and forms the spectral shape of the input series. In the latter case the polyphase filter doubles as both modulator and channeliser. When applied in this fashion the input samples are presented to the input port at symbol rate, say 5-MHz. Following this task, let us assume the channel spacing is 6-MHz in a 40-path channeliser which would result in an output sample rate of 40 × 6-MHz or 240 MHz. To bring the input symbol rate of 5-MHz up to the output sample rate of 240 MHz, we have to up-sample by 1-to-48 in the polyphase filter following the 40-point IFFT. We recently presented a paper [4] describing the required modifications to the polyphase structure that enables the 1-to-48 up-sampling process after the 40-point IFFT. It is a simple matter to perform both sample rate changes in the same process when the ratio of the two sample rates is a rational ratio formed by two small integers. This is equivalent to requiring the ratio of input symbol rate and channel spacing to be the same ratio of small integers. This was the case for the example just described with the ratio 40/48 or 5/6. The interested reader is invited to read the cited paper.
We cited the earlier paper as a special case of the task we address in this paper. Here the ratio of input sample rate to output sample rate is not a rational ratio formed by two small integers and we have to invoke a different solution to the channelisation task. Specifically, the input symbol rate of the sampled data sequences to be channelised was specified to be 5.360537 MHz with channel spacing of 6 MHz. The task we address is to channelise 160 channels of sampled time series with symbol rate of 5.360537 MHz with 6 MHz channel spacing. The bandwidth at the output of the channeliser is 160 × 6 or 960 MHz. System considerations suggest that the signal should be significantly oversampled to allow a transition bandwidth for filters suppressing adjacent Nyquist zones in successive signal processing tasks. This concern guided us to select an output sample rate of the channeliser block to be 256 × 6 or 1536 MHz. To avoid operating the field programmable gate array at this high sample rate, the channelisation is performed as a dual conversion block process. The first conversion performs channelisation of groups of 16 input sequences at a 12-MHz input sample rate that are up-sampled in a 32-path channeliser 1-to-16 to obtain an output sample rate of 192 MHz. The second conversion performs channelisation of 10 blocks of these 16-channel blocks that up-sampled in a 16-path channeliser 1-to-8 to obtain the final output sample rate of 1536 MHz. This composite channelised signal is further up-sampled and heterodyned to an offset intermediate frequency (IF) so that a single real-time series can be presented to a single digital-toanalogue converter (DAC).
Architecture
As noted in the previous section, we have to present sampled sequences with a symbol rate of 5.360537 MHz and we have to channelise multiple versions of this signal with 6-MHz centre frequencies. Our first task is to obtain samples of the shaped spectrum at a multiple of its symbol rate and then use an arbitrary interpolator to resample to a sample rate that is a multiple of the 6 MHz channel spacing. The arbitrary interpolator has a particularly simple implementation when the signal sequence presented to it is oversampled by a factor of 4 [2, 3] . For this reason we shape the sampled data sequences with a shaping filter operating at two samples per symbol and follow it with a 1-to-2 half-band interpolating filter to raise the sample rate to four samples per symbol. This implementation leads to an efficient low workload way to obtain the four samples per symbol time series. The block diagram of this signal conditioning task indicating the multiple sample rates and filter lengths is shown in Fig. 2 .
The shaping filter is a sqrt Nyquist filter with cosine taper that has an excess bandwidth factor a equal to 0.12. The signal with this excess bandwidth factor with symbol rate of 5.360537 MHz has a bandwidth of 6.0038 MHz. Because of the very narrow transition bandwidth of the shaping filter, the filter contains 66 tap weights which place 33 taps per path in its two-path polyphase implementation. The 1-to-2 exact half-band filter contains 23 taps with only 11 nontrivial coefficients in the lower path of its two-path implementation. Finally, the arbitrary interpolator is implemented by a 64-path polyphase partition of a prototype low-pass filter and associated derivative filter each containing five taps per path. The structure of the high performance arbitrary interpolator is shown in Fig. 3 [5, 6] . This structure computes the amplitude y(n + k/64) and the first derivative y DOT (n + k/64) at the kth interpolated point in the 64-point interpolated output grid and then uses the local Taylor series to form an interpolated sample value between available grid points. The input value that increments the overflow accumulator is set to the value 64 × 4 × f SYM /f OUT (or 114.3581). The path pointer increments through the 64-path indices in wrap-around increments of 114.3581. An input sample is delivered to the interpolation filter register on each accumulator overflow and the next output sample is computed from path weights corresponding to the integer part of the accumulator content. This interpolator, working at ten multiplies per output sample, has an artefact noise floor 90 dB below full-scale spectrum level.
Modified polyphase filter
We now use the 32-path polyphase to perform the sample rate change from the interpolator's 12 MHz sample rate to the desired 192 MHz output sample rate required to span the 32 6-MHz channels. This represents a 1-to-16 up-sampling operation. To obtain a 1-to-16 up-sampling in the 32-path filter, we have to modify the manner in which the output commutator interacts with the 32 output ports. We develop and illustrate the modification with the aid of Figs. 4a through 4f. Fig. 4a presents the structure of the 32-path filter implementation of the polyphase partition shown in (1) for the specific 32-path (M ¼ 32) filter partition.
where
(1) The 1-to-16 up-sample operation at the input port in Fig. 4a is normally described as the zero-packing process. In Fig. 4b we apply the noble identity [7] to the polyphase paths and pull the 1-to-16 up-sampler through the path filters which convert the polynomials in Z 32 operating at the high output rate to polynomials in Z 2 operating at the low input rate. Note the paths are now polynomials in Z 2 rather than polynomials in Z as is the normal mode that we identify as the dual of the maximally decimated filter bank. Fig. 4c shows the second application of the noble identity in which we again take the 1-to-16 up-sampler through the Z 216 part of the output path delays for the paths in the second or bottom half of the path set. The resultant Z 21 , now operating at the input clock rate, is then interchanged with its path filter as shown in Fig. 4d . In Fig. 4e the 1-to-16 upsampling switches and their delays are replaced with a pair of commutators that add the path outputs with the same path delay. Finally, in Fig. 4f we fold the single delay in front of the lower set of path filters into the path filter. Fig. 5 shows and compares the block diagrams of the path filters in the upper and lower half of this modified polyphase partition.
The final modification to the polyphase channeliser is the time alignment of the phase rotators from the input IFFT and the shifting time origin in the M-path filter. We can understand the problem by visualising a single cycle of a scaled sine-wave output from the IFFT that is inserted in the first column of the path filter memory. From Fig. 5 , we note the locations of the non-zero coefficient in the polynomials in Z 2 and conclude that the input sine-wave only contributes to the output time samples in the path filters located in the upper half of the path set. When the next scaled sine-wave output from the IFFT is inserted in the first column of the path filter memory, the previous scaled sine-wave is shifted one column in the memory and it will now contribute to the output time samples from the filter paths in the lower half of the path filter set. The problem is that the sine-wave samples in the lower half of the path filter set have the opposite polarity of the sinewave samples in the upper half of the path filter set. The samples from the two half-filter sets are added and to do so they must have the same phase. The required phase reversal of successive inputs from the IFFT is illustrated in Fig. 6 .
We note that this alternating sign effect only occurs for the odd indexed IFFT frequency bins, and those with an odd number of cycles per interval. An alternate description of the sign reversal is that in the M/2 resampling of the modified M-path filter, the even indexed frequencies alias to multiples of the input sample rate and the odd indexed frequencies alias to odd multiples of the half sample rate. There are two methods to perform the phase alignment of the successive output vectors from the IFFT. In the first method, we can simply invert the input phase of successive input samples to the odd indexed IFFT bins. In the second method, recognising the equivalency of phase shift and time delay for sinusoids, on alternate outputs from the IFFT we can apply an M/2 circular shift to its output buffer prior to delivering the phase aligned vector to the path filter memory. This end around shift of the output buffer occurs during the data transfer in memory and requires no additional manipulation of the time samples. This form of the phase alignment is the mechanism shown in Fig. 6 . Fig. 7 shows the block diagram of the signal conditioning and signal processing required to shape, interpolate to 12 MHz and up-convert the 16 input channels 1-to-16 in the 32-path modified polyphase channeliser. Fig. 8 shows the spectrum output from a single realisation of this processing engine.
Here the output time series of the channeliser has been heterodyned 23 MHz to centre of the baseband spectrum about zero frequency. One of the 16 channels has intentionally been left vacant to illustrate the wide dynamic range of the processing chain. The lower subplot of Fig. 8 is a zoom to the six bands centred about zero frequency. Note the depth of the spectral gap of the vacant channel centred at 29 MHz is greater than 70 dB below the average in-band spectral levels. This side-lobe level is due to the selected shaping filter. The out-of-band side-lobe levels due to the channelisation were designed to be 90 dB below the peak in-band spectral levels.
Total channeliser chain
In the previous section, we developed an alternate channeliser structure to accommodate input time series which were shaped and resampled to a sample rate equal to twice the channeliser channel spacing. Since the input time series arrives already up-sampled by 2, we complete the upsampling by an additional 1-to-M/2 in the M-path polyphase channeliser. We accomplished this by upsampling by M in the M-point IFFT and then downsampling by 2 in a modified M-path polyphase filter. An interesting benefit of this approach is that since the input time series is oversampled by 2 and thus has a significant spectral gap between its spectral replicas, the prototype interpolation filter designed for the polyphase partition has a wide transition bandwidth and consequently has a small number of taps. For the 32-path filter demonstrated in the previous section, each path contained only five coefficients and achieved 90 dB dynamic range. Remember that the channeliser is separating the spectral copies of the input series with its controlled bandwidth and it is not forming the channel shapes of the M-channel channeliser.
Once we understand the structure of the M/2 up-sampler, we are free to use it at more than one location in the processing chain. Fig. 9 shows the entire processing chain to build the 160-channel channeliser. We see the input to the chain has grouped the input time series into ten sets of 16 input ports. Each of the 16 ports performs the spectral shaping and interpolation to four samples per symbol and then re-interpolates to the 12 MHz rate for channelisation in the modified 32-path filter bank. The 16 resampled time series in each group forms a super channel that is upsampled and channelised in the 32-point IFFT with its 32-path 2-to-1 down-sampler to obtain a composite bandwidth of 96 MHz at an output sample rate of 192 MHz. Ten of these composite signals are presented to a 16-point IFFT that up-samples 1-to-16 and then is processed by the 16-path polyphase filter that down samples 2-to-1 to obtain a single composite bandwidth of 960 MHz at an output sample rate of 1536 MHz. The final postprocessing tasks following the 160-channel channeliser is a Fig. 9 Total processing chain of 160-channel channeliser and post-process to form digital IF 1-to-2 half-band filter that doubles the sample rate to 3072 MHz, a complex to real heterodyne to a digital IF centred at the quarter sample rate, and a short pre-correction filter [8] for the sin(x)/(x) distortion generated by the spectral tilt of the output DAC. Fig. 10 shows the spectrum formed at the output of the 1-to-2 interpolator that processed the time series containing the 10-blocks of 16 channels, the super-channels, combined at the output 16-point IFFT and 16-path polyphase filter. Also seen is a zoom to the three spectral blocks centred at DC. To better illustrate the second channelisation process, the 10 sets of input series were each formed with only 15 of the 16 input channels occupied. The empty channel was located at the channel boundary to more clearly show the separate spectral boundaries. Fig. 11 shows the spectrum centred at the quarter sample rate after the heterodyne and conversion to real signal. Also shown is the same spectrum shaped by the sinc response of the output DAC, the frequency response of the DAC and the frequency response of the DAC compensating filter. Fig. 12 shows the DAC spectral response and distorted spectra of the DAC spectral weighted IF band. Also shown is the spectral zoom to the IF band in the principle Nyquist zone and the spectral response of the compensating filter. Finally, we see the spectrum of the compensated IF band. Here the maximum change in spectral response level over the 960 MHz bandwidth seems to be less than 0.07 dB.
Prior art and other options
A number of other architectural options that could implement the multichannel channeliser presented in this paper were considered and rejected. It is useful to review these options and understand the reasoning that guided us to the selected solution. A common building block required of all the options is the collection of shape and interpolate filters that form the multiple input sequences to the channeliser. There are 160 of these filters located at the start of the processing blocks shown in Fig. 9 . These filters convert the input symbol rate to the complex baseband modulators to a convenient input sample rate required by the multiple channel channelisers that further up-sample the input streams and translate their spectra to the selected centre frequencies.
The most direct implementation of the channeliser is the digital up converter (DUC) formed by a large ratio 1-to-M interpolator and a complex heterodyne. The interpolator can It is a popular architecture used in many legacy DUC modulators often selected for its great flexibility. The problem with this architecture is that there is no sharing of computational resources among the multiple channels as there is an IFFT or polyphase filter and the workload for the multi-channel channeliser is considerably higher than the polyphase option. Chapter 9 in [5] examines the relative workload of the dual problem, an M-channel digital down converter (DDC). In that comparison, the workload for the collection of individual DDCs is more than 20× the workload of the typical polyphase channeliser.
We mention here that the overwhelming advantage of sharing computational resources similarly puts to rest any interpolator and translation option that use individual channel processing. These rejected options include iterated filter [5] techniques and spectral masking [5] techniques.
There remain two shared resource options for the channeliser. The first is the standard coupled M-point IFFT and M-path polyphase partitioned filter. The topic of this paper is the modified non-maximally decimated version of this option. The second option is a version of the tree-based synthesis process, which is based on successive half-band filters known as the discrete wavelet transform (DWT) [9] . The problem with the DWT is the channelisation, and the spectral shaping is performed by the same half-band filters that operate in a maximally decimated mode. This causes band edge spectral folding or overlap of adjacent channels which is an undesirable attribute when the channels are individually demodulated as is common in communication systems. A variation in the DWT known as interpolated tree orthogonal multiplexing (ITOM) [10] separates the spectral shaping from the channelisation process in the tree structure and thus supports uncoupled multi-channel modulation.
We can bound the workload to form the tree in the following manner. The number of half-band filters at the top level of the M-branch tree is M/2, each operating at the input sample rate f S . The number of half-band filters at next level in the tree is M/4, each operating at twice the input sample rate 2f S . This work load is equivalent to M/2 filters operating at f S . We conclude that the workload per level in the tree is constant, that of the M/2 half-band filters. Since the number of filters is halved as we transit between levels, the number of levels in the tree is log 2 (M ). Thus, in both modes of channelisation, the IFFT with polyphase partitioned filter and the modified DWT or ITOM have computational workloads of (M/2)log 2 (M ). The workload per channel is in the order of log 2 (M )/2 butterflies or halfband filters, respectively. Either option could have been used for the 160-channel channeliser. Access to standard programming cores for the IFFT and the polyphase channeliser proved to be an important consideration in the final choice of the modified polyphase filter bank.
Closing comments
We have presented the design and derivation of a modified M-path polyphase up-sampling filter bank. This bank accepts shaped sampled data signals that have been resampled from two times their individual arbitrary symbol rate to two times the channeliser channel spacing. The modified M-path polyphase bank up-samples by M in the input IFFT and then down-samples by 2 in the dual of the non-maximally decimated filter bank. The unusual benefit of this process is that the filter shaping and resampling is done prior to the channelisation process. Because of the higher sample rate of the input sampled data sequences, there is a wide space between its spectral replicas. The channeliser suppresses the spectral replicas while upsampling and channelising and because of the wide spectral gap, the channeliser filters have an unusually small number of coefficients. In both stages of channelisation described in this paper, the M-path filters required only five taps per path to perform the desired channelisation while maintaining greater than 90 dB adjacent channel isolation. 
